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Multilevel metal interconnects are crucial for the development of large-scale organic inte-
grated circuits. In particular, three-dimensional integrated circuits require a large number of
vertical interconnects between layers. Here, we present a novel multilevel metal interconnect
scheme that involves solvent-free patterning of insulator layers to form an interconnecting
area that ensures a reliable electrical connection between two metals in different layers.
Using a highly reliable interconnect method, the highest stacked organic transistors to date, a
three-dimensional organic integrated circuits consisting of 5 transistors and 20 metal layers,
is successfully fabricated in a solvent-free manner. All transistors exhibit outstanding device
characteristics, including a high on/off current ratio of ~107, no hysteresis behavior, and
excellent device-to-device uniformity. We also demonstrate two vertically-stacked com-
plementary inverter circuits that use transistors on 4 different floors. All circuits show superb
inverter characteristics with a 100% output voltage swing and gain up to 35 V per V.
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Organic thin-film transistors (OTFTs) have been exten-sively investigated for use in functional electronic deviceapplications, such as wearable electronics1,2, artificial
skins3,4, and flexible sensors5–7. Such applications are typically
realized by integrating unit OTFTs into integrated circuits (ICs)
on a large scale. However, reducing the size of OTFTs for large-
scale integration is not easy due to their strong susceptibility to
high temperatures8,9 and solvent-based developers10,11, which are
essential components of lithography-based high-resolution pat-
terning. Another promising idea that has attracted research
interest for large-scale integration of organic electronic devices is
3D stacking of OTFTs because more transistors can be vertically
integrated in the same area without requiring a reduction in the
transistor size12–17. Unlike conventional silicon or metal-oxide
semiconductors, organic semiconductors have a low process
temperature (~200 °C), thus providing a sufficiently low thermal
budget for stacking multiple transistors.
However, using conventional via-hole processes based on
lithography for 3D integration of OTFTs is not simple because
conventional interconnect techniques with etching-based via-hole
processes18–20 require the use of solvent-based developers or
exposure to plasma, which can significantly damage organic
semiconductors and drastically degrade the IC performance.
Alternative approaches such as laser drilling3,15 or solvent-based
inkjet printing21,22 have also been used to form via-holes using a
laser or by directly injecting solvent on targeted spots, respec-
tively. The organic semiconductor and polymer insulator can be
removed in a localized, selective way without degradation in the
transistor area and followed by filling the patterned hole with a
conductive material to form a via-hole, which creates an electrical
connection between two metals in different layers. However,
many challenges still exist with these approaches. First, the
etching procedure with high-energy laser irradiation is inevitably
accompanied by a substantial increase in temperature on the
substrate, which may damage materials that are vulnerable to
high temperature23. This thermal effect may be even greater when
the wavelength of the laser beam does not well match the
absorption behavior of the dielectric materials being drilled24.
Additionally, depending on the material properties of the
dielectric layer, the laser-drilling process may result in a poor
edge geometry (such as a polyimide), causing device failure and
poor yield3. In the solvent-based printing method, only dielectric
materials that are soluble in the printing solvent can be used.
However, many excellent insulators do not dissolve in common
solvents25,26, which significantly limits material selection. More-
over, the chemical etchant must be removed by an additional
flushing step to complete the via-hole. In addition to the diffi-
culties in selecting an orthogonal flushing solvent that does not
damage the organic materials underneath the target dielectric
layer, the isotropic nature of the etching profile requires precise
control of the etching time to achieve a sharp etch stop. Fur-
thermore, approaches to make via-holes may not be suitable for
3D stacking and integration. As devices are vertically stacked, the
total thickness of the intermetal dielectric layers increases, and as
a result, forming via-holes through the layers becomes difficult.
According to a previous study21, 5–7 inkjet-printing drops are
needed to etch 500-nm-thick poly(vinylphenol) (PVP); thus, tens
of drops must be injected to etch a μm-thick dielectric layer. In
addition, manufacturing procedures based on laser drilling or
solvent-based inkjet printing may become extremely time con-
suming, especially as the number of required via-holes increases,
because of the inherently sequential nature of via processing.
For these reasons, approaches for reliable, large-scale fabrica-
tion of organic 3D-ICs must overcome many difficulties. To date,
despite significant research efforts on 3D integration of organic
transistors, the number of multimetal layers has been limited to
only 415, and the number of vertically stacked transistors has not
been higher than 212–17. Therefore, it is crucial to develop a novel
via-formation approach compatible with organic semiconductors
and capable of providing a high yield and high throughput. To
achieve a highly stacked 3D-OTFT beyond current capabilities, a
simple, vertical interconnect fabrication process must be devel-
oped to support a large number of vertical layers and targeted
interconnects at a low process temperature with a robust dielec-
tric patterning method capable of depositing a dielectric layer
without degrading organic semiconductor layers.
Here, we present a novel metal interconnect scheme for simple,
reliable 3D integration of OTFT circuits. In contrast to conven-
tional approaches that locally remove insulators for via-hole for-
mation, the proposed scheme selectively forms an insulator by
coupling a shadow mask with a solvent-free insulator deposition
process. A metal layer can be interconnected to another metal
layer through the insulator-free, open area. In particular, a number
of vertical interconnects can be formed at the same time regardless
of the number of target interconnects because the intermetal
dielectric layers can be deposited on multiple selected locations in
parallel. To demonstrate the proposed interconnect scheme, we
designed and tested multilevel metal interconnect structures using
an ultrathin (~50 nm), patterned dielectric polymer synthesized by
a solvent-free, vapor-phase polymer deposition process, initiated
chemical vapor deposition (iCVD)27,28. We also determined the
layout design rules for reliable interconnections and precise iso-
lation of the top and bottom metal electrodes by characterizing the
electrical resistances of various test patterns with the dielectric
layers and metal lines. Using the established 3D multilayer
stacking scheme, we also demonstrated ultrahigh stacking of
OTFTs, i.e., up to 5 transistors per unit area (25 layers per unit
area). Two N,N′-ditridecylperylenediimide (PTCDI-C13)-based n-
type transistors29 and three dinaphtho[2,3-b:2′,3′-f]thieno[3,2-b]
thiophene (DNTT)-based p-type transistors30,31 were fabricated
on the bottom two floors (1–2F) and top three floors (3–5F),
respectively. By using the proposed solvent-free interconnect
scheme, we can simply and reliably integrate OTFTs on multi-
layers without additional via-hole processes.
Results
Multilevel metal interconnect structure. To investigate the fea-
sibility of the proposed interconnect scheme, we first fabricated a
multimetal interconnect test structure based on 5 metal layers and
4 dielectric layers of a poly(1,3,5-trimethyl-1,3,5-trivinyl cyclo-
trisiloxane) (PV3D3) film deposited by the iCVD process. As
reported previously, PV3D3 is a highly crosslinked organosilicon-
based polymer and is known as an excellent ultrathin organic
dielectric layer with a wide bandgap (~8.25 eV) and relatively low
dielectric constant (k ~ 2.2). The dielectric layer exhibited an
extremely low leakage current of less than 10−8 A cm−2 up to
5MV cm−1, even at a thickness of ~10 nm32. Due to its out-
standing thermal stability, the PV3D3 layer can withstand a high
annealing temperature up to 250 °C without any degradation of
its insulating property33. The solvent-free deposition process
temperature is near room temperature (40 °C), which minimizes
potential damage to layers34. Rather than locally removing
insulators (Fig. 1a), an ultrathin PV3D3 layer is placed between
two metal layers, which require isolation, and the metal layer pair
is interconnected in the area where the PV3D3 layer is not
deposited (Fig. 1b, c). Depending on the PV3D3 layer, the
metal lines can be isolated or interconnected to form a more
complex structure (Fig. 1d–g, Supplementary Fig. 1). The mea-
surement results show that the two separate metal interconnect
paths (VA to VA_out and VB to VB_out) were successfully isolated
from each other, but robust 5-level (M1–M2–M3–M4–M5)
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interconnections formed for each path. We measured the resis-
tance between VA and VA_out and VA and VB_out (Fig. 1h). As
intended, the connected line between VA and VA_out exhibited a
low resistance (~0.91 kΩ), while the isolated path between VA and
VB_out created by the patterned PV3D3 layers exhibited a high
resistance (56MΩ). We also measured the transient results by
simultaneously applying input voltage pulses with opposite sig-
nals at VA and VB (Fig. 1i, j). The signals were transmitted to
VA_out and VB_out, respectively, without an electrical short
between the two terminals. The test results confirmed that
separate multilevel metal interconnects were successfully formed
using the proposed scheme.
Layout design rules of via-hole-less multilevel metal inter-
connect. As preparation for the demonstration of 3D-OTFT
circuits using the proposed interconnect scheme, we evaluated the
layout design rules for creating reliable connections and isolating
the top and bottom metal lines by characterizing the electrical
resistance using various test patterns with the dielectric layers and
metal lines. First, we designed and fabricated Au electrodes on
stepped patterns to evaluate high-step coverage of the metal line
(Fig. 2a–d, Supplementary Fig. 2). On the patterned PV3D3 layers
(tPV3D3≤ 8 μm), the lateral metal lines exhibited a significantly
lower resistance (~50Ω) than the baseline resistance (5 × 108Ω),
which represents a disconnected case (Fig. 2g). The baseline
resistance was measured using a metal-insulator-metal (MIM)
structure in which the metal electrodes were separated by a
PV3D3 layer (tPV3D3= 10 nm). The results showed that a lateral
metal connection can be reliably formed over the patterned
PV3D3 layer, which has a thickness as high as 8 μm. Next, we
evaluated the margin for the overhang of PV3D3 over the metals
(dov) for the isolation of the bottom and top electrodes
(Fig. 2b–e). When dov > 50 μm, the bottom and top metal layers
were completely isolated by the middle PV3D3 layer, resulting in
a very high resistance value between the electrodes (~ 1.5 × 108Ω)
(Fig. 2h). We also evaluated the minimum lateral distance (dgap)
between the patterned PV3D3 layer and the electrodes for
reliable vertical interconnection of the electrodes (Fig. 2c–f).
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Fig. 1 Multilevel metal interconnect scheme. a Schematic of metal interconnect methods using laser drilling and solvent inkjet printing. b Schematic of the
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When dgap≥ 100 μm, the bottom and top electrodes were reliably
connected without PV3D3 residue between the electrodes, resulting
in a low resistance value between the electrodes (~ 50Ω) (Fig. 2i).
Based on the results, we suggest the following layout design
rules for the proposed scheme:
tPV3D3  8 μm; dov  50 μm; and dgap  100 μm ð1Þ
The capacitance (Ci) value of the patterned PV3D3 dielectric
layer was 44.7 ± 2.1 nF cm−2, which was measured at 9 different
spots in the MIM structure in an area of 2.1 by 2.1 mm2
(Supplementary Fig. 3), and this value shows the high uniformity
of the dielectric layer.
Vertically-stacked organic transistors. Based on the proposed
interconnect scheme and layout design rules, we designed and
fabricated vertically stacked OTFTs (3D-OTFTs). The fabricated
3D-OTFTs consisted of five Al gate electrodes, five Au contact
electrodes, two PTCDI-C13 n-type semiconductor layers, three
DNTT p-type semiconductor layers, five PV3D3 gate dielectric
layers, and four PV3D3 intermetal dielectric layers, which formed
two n-OTFTs and three p-OTFTs (Fig. 3a) on the 5 floors in the
OTFT stack. The devices were surrounded by gate, source, and
drain pads (Fig. 3b–e, Supplementary Fig. 4). At the center of
the 3D-stacked OTFTs, the patterned intermetal dielectric layers
(~1 µm, PV3D3) were interposed between the transistors
(Fig. 3c). The PV3D3 layers were not located at the edges, which
is where the multimetal vertical interconnects formed (Fig. 3d).
The PTCDI-C13 required an annealing process (TA= 200 °C) for
the formation of edge-on-orientation crystallites, which offer
better electrical characteristics35,36. The dependence of the crys-
talline structure of PTCDI-C13 on the annealing temperature
(TA) is shown in Supplementary Fig. 5. To anneal only PTCDI-
C13 films at TA= 200 °C, we fabricated two n-type PTCDI-C13
OTFTs on the first and second floors (1–2F) and then fabricated
three p-type DNTT OTFTs on the third, fourth, and fifth floors
(3–5F). A more detailed manufacturing process and optical image
of each step for the 3D-stacked OTFTs is shown in Supplemen-
tary Figs. 6, 7.
The ID−VG transfer characteristics were measured at both |VD |=
2V and 10V to investigate the transport properties in both the linear
and saturation regions, respectively (Fig. 3f–j). All OTFTs exhibited
no hysteresis over the whole range of the applied gate voltage bias
(VG). Due to the low leakage current of the PV3D3 dielectric layer, all
transistors also showed well-defined off-state regions and high on/off
ratios (~107). The device parameters, such as the on-current (ION),
saturation and linear mobility (µsat and µlin, respectively), and
threshold voltage (VTH), for all transistors were extracted, and the
values were comparable to the values reported by others for both p-
and n-type transistors regardless of the floor location (Fig. 3k–n). In
addition, good linear characteristics were observed in the transfer
curves (that is, ID0.5−VG and ID−VG dependences in the
saturation and linear regions, respectively) for all transistors
(Supplementary Figs. 8, 9)37–39. To investigate the nonlinearity of
the transfer curves, which originated from extrinsic factors that
affect charge transport, the reliability factors (rsat and rlin) of each
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OTFT were extracted (Fig. 3m, n)38. The reliability factor values for
the linear and saturation regions simply represent how the transfer
curves correspond with the ideal curves and were calculated using
Equations (2) and (3), respectively38. IVTHD denotes the drain current
at VG=VTH.
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The purpose of rsat and rlin is to evaluate whether OTFTs have
a linear increase in conductivity as the carrier density in the
channel increases. Due to contact resistance or charge trapping,
OTFTs suffer from nonlinearity, i.e., a ‘hump’ or ‘kink’‚ in their
ID−VG characteristics37–39. In the 3D-OTFTs, all transistors have
rsat and rlin values higher than 75%, clearly showing the high
quality of the fabricated OTFTs according to guidelines from a
previous study38. Subthreshold swing (SS) values of less than
450 mV per dec and a relatively low interfacial trap density (Nt)
on the order of 1012 cm−2 were obtained for the transistors
(Supplementary Fig. 10, Supplementary Note 1), and these values
resulted in the hysteresis-free transfer characteristics. The output
characteristics are provided in Supplementary Fig. 11.
We also investigated the air-stability of the 3D-OTFTs. To
implement more stable device and circuit in air ambient, we
encapsulated the 3D-stacked organic transistors with 10 nm-thick
Al2O3 layer via atomic layer deposition (ALD) process. Both n-
type and p-type 3D-stacked OTFTs were measured at in an inert
N2 atmosphere first, and then stored and measured in air ambient
(20 °C, 45% relative humidity). To investigate the effect of the
ultrathin Al2O3 encapsulation on the device stability, the 3D-
stacked devices without the encapsulation layer were also
characterized as the negative control (Supplementary Fig. 12a).
For the Al2O3-encapsulated 3D-stacked OTFTs, the initial device
characteristics were fully maintained throughout the entire
measurement period of ~214 h (Supplementary Fig. 12b–d). For
the devices without encapsulation, on the other hand, the PTCDI-
C13-based n-type transistors showed substantial mobility
decrease and VTH shift with the increased air exposure time
(Supplementary Fig. 12c). The DNTT-based p-type transistors
also showed quite huge VTH shift along with the increased air
exposure time (Supplementary Fig. 12d), which is ascribed to the
oxygen and moisture in previous reports40,41. In the Al2O3-
encapsulated 3D-stacked OTFTs, the 10 nm Al2O3 layer was
sufficiently good for the protection of the 3D stack devices from
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the exposure of oxygen and moisture, leading to the high air-
stability result. To further evaluate the air-stability of the Al2O3-
encapsulated 3D-stack OTFTs, we also measured the air-stability
of the Al2O3-encapsulated 3D-stacked inverter as a function of
the air exposure time (Supplementary Fig. 13a, b), where the
voltage transfer curve of the inverter circuit remained practically
identical, demonstrating its excellent environmental stability.
To study the reproducibility and uniformity of the proposed
3D-OTFTs, we reproduced four 3D-stacked buildings including
20 OTFTs. A total of 20 OTFTs were measured for statistical
investigation. To verify the switching operation in both linear and
saturation regions, the transistors were measured at |VD | = 2 V
and 10 V, respectively (Supplementary Fig. 14). All OTFTs
exhibited transistor operation with excellent device performance
including high on/off current ratio ~105 and 100% yield.
Furthermore, no I−V hysteresis was observed in all the transfer
characteristics. For PTCDI-C13-based n-OTFTs, the average
saturation and linear mobility values were µsat= 0.56 ± 0.048 cm2
V−1 s−1 and µlin= 0.50 ± 0.054 cm2 V−1 s−1, respectively (Sup-
plementary Fig. 15a–c). For DNTT-based p-OTFTs, the average
saturation and linear mobility values were µsat= 0.55 ± 0.077 cm2
V−1 s−1 and µlin= 0.27 ± 0.055 cm2 V−1 s−1, respectively.
Vertically-stacked complementary integrated circuits. As
another proof-of-concept demonstration, complementary 3D-
OTFT inverter circuits (Fig. 4a, Supplementary Fig. 16) were also
fabricated. Using the same unit channel width and length (W=
1000 µm, L= 200 µm), we stacked two PTCDI-C13-based n-type
transistors on 1F and 2F and two DNTT-based p-type transistors
on 3F and 4F. Gate electrodes (VG,1F and VG,3F) for an inverter
input (VIN1) were vertically connected to each other through an
open area in the patterned PV3D3 layers (Fig. 4b). The metal
interconnect between the drain electrodes (VD,1F and VD,3F) was
formed through another open area in the PV3D3 layers to create
the inverter output (VOUT1). Similarly, we designed a second
inverter using an n-type transistor on 2F and a p-type transistor
on 4F (Fig. 4c). A more detailed manufacturing process and
optical image of each step for the 3D-stacked inverter circuits is
shown in Supplementary Figs. 16–19.
The performance of 3D-stacked inverter circuits (1&3F-
Inverter and 2&4F-Inverter) was investigated. The VOUT−VIN
transfer characteristics showed that both 1&3F-Inverter and
2&4F-Inverter properly operated with excellent switching beha-
vior and a DC gain up to 35 V per V at VDD= 5 V and 8 V
(Fig. 4d–i). Only negligible hysteresis (ΔV= ~ 0.18 V) was
observed for both 1&3F- and 2&4F-Inverter. The measured IDD
in both the inverters was ~ 100 pA level (~ 1 × 10–10 A at VIN= 0
V and ~ 2 × 10–12 A at VIN= 50 V), which is fully consistent with
our repeated observations from DNTT-based and PTCDI-C13-
based OTFTs with PV3D3 dielectric layer in that the off-current
of the OTFT was as low as ~ 100 pA28 (Fig. 3f-j). To compare the
proposed 3D-integrated inverters with conventional 2D inverters,
we also fabricated DNTT and PTCDI-C13-based inverter with
conventional inverter structure (Supplementary Fig. 20). The
electrical characteristics of the proposed 3D inverters were
comparable to the characteristics of the conventional 2D inverter,
but the density of the 3D inverter circuit was significantly better
(4 times higher). Additional investigation results for the inverter
circuits, including transient measurement data (Supplementary
Fig. 21) and air-stability of the 3D inverter circuit (Supplementary
Fig. 13) are given.
We also demonstrated NAND and NOR logic gates by using
the proposed vertical interconnect scheme. Two n-type transis-
tors and two p-type transistors are stacked vertically, so that
NAND and NOR logic circuits requiring four transistors can be
implemented in a unit area (Supplementary Fig. 22a–d). Both the
3D-stacked NAND and NOR circuits properly operated accord-
ing to the applied VA and VB. The measured IDD in both the logic
circuits was ~ 500 pA. We also measured the transient logic
operation by simultaneously applying the two input voltage
pulses (VA and VB). In the transient measurement, VA and VB are
applied as a function of time and the switching characteristics of
NAND and NOR gates showed that a corresponding output
voltage changed properly according to logical truth table
(Supplementary Fig. 23a, b)
Discussion
In summary, we proposed a novel solvent-free multilevel metal
interconnect strategy using patterned PV3D3 dielectric polymer.
Rather than adopting a via-hole formation process involving local
removal of the insulator, direct implementation of patterned
PV3D3 dielectric polymer was used to selectively provide opened
areas for vertical interconnections. The proposed scheme allows
OTFT devices to be simply interconnected without degradation of
organic semiconductors. By using the proposed method, we
successfully demonstrated vertically stacked OTFTs on 5 layers
with ideal transfer and output characteristics. We also demon-
strated 3D-integrated inverters on 4 layers, which exhibited
excellent inverter characteristics. To the best of our knowledge,
this is the first demonstration of OTFTs with up to 5 stacking
layers (Supplementary Table 1). The proposed multilevel inter-
connection scheme shares the design philosophy of the metal-
interconnection scheme used in silicon-based ICs, i.e., the
via-holes are simultaneously formed either with via-hole etching
(silicon-based IC case) or a patterned dielectric layer (this work).
As PV3D3 is compatible with photo-42 and e-beam lithography
processes43(Supplementary Fig. 24), the proposed via-hole-less
interconnection scheme can provide the 3D-circuits with finer
patterns if the semiconductor layers are changed to lithography-
compatible materials44–47. Although further down-scaling of
device size is beyond the scope of this work, our study provides a
fundamental technology for metal interconnection to enable 3D
vertical integration of a larger number of devices for a given area
budget. As a robust and scalable metal interconnection is crucial
for the success of silicon-based ICs, we believe that the results of
this work are important for the development of very large-scale
organic electronics that require complex metal routing.
Methods
Materials. The V3D3 monomer (1,3,5-trimethyl-1,3,5-trivinyl cyclotrisiloxane,
Gelest, 95%) and initiator TBPO (tert-butyl peroxide, Aldrich, 97%) for the
polymer dielectric deposition process were purchased from commercial sources
and used as received. The p- and n-type semiconductors, dinaphtho[2;3-b:2′,3′-f]-
thieno[3,2-b]thiophene (DNTT) and N,N′-ditridecylperylene-3,4,9,10-tetra-
carboxylic diimide (PTCDI-C13), respectively, were purchased from Sigma-
Aldrich.
Patterned PV3D3 film deposition. V3D3 and TBPO were vaporized and deliv-
ered to a custom-built iCVD chamber (Supplementary Fig. 25). The flow rate ratio
of V3D3 and TBPO was 2.5:1 and controlled by a needle valve. The process
pressure was 300 mTorr, and the filament was heated to 130 °C. The bottom cool-
stage temperature was maintained at 40 °C. The shadow mask (Invar) was tightly
contacted with glass or SiO2/Si wafer by a magnet to maintain the alignment of the
shadow mask and substrate and minimize the gap between them while the iCVD
process was performed. The deposition rate of the PV3D3 layer on a magnetic plate
was 0.625 nmmin−1. Further characterizations of the PV3D3 film pattern are
provided in Supplementary Figs. 26–29.
Deposition of organic semiconductor and metal layers. Al gate electrodes and
Au contact electrodes were deposited by thermal evaporation with deposition rates
of ~ 1.0Å s−1 and ~ 0.5Å s−1, respectively. PTCDI-C13 and DNTT layers were
deposited via thermal evaporation with a deposition rate of ~ 0.3Å s−1. The
chamber pressure was < 10–6 Torr.
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Fig. 4 Two 3D-stacked inverter circuits. a Schematic of two 3D-stacked inverter circuits and a conventional inverter circuit. b A schematic of the gate metal
routing line in two 3D-stacked inverter circuits. c An optical micrograph image of two 3D-stacked inverter circuits, scale bar, 1400 µm. d, e, f The inverter
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inverter circuit integrated at 2F and 4F. Output voltage curve with respect to the input voltage value (g). DC gain plot with respect to the input voltage
value (h). Leakage current plot with respect to the input voltage value (i)
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Fabrication of the metal interconnect test MIM structure. For the multimetal
interconnect test structure, one Al bottom-electrode layer (line width= 200 µm)
and four Au-electrode layers (line width= 200 µm) were used, and each electrode
layer was isolated by patterned iCVD dielectric layers (thickness= 30 nm). The
measured resistance value in a single Au-electrode line was ~ 0.23 kΩ. The mea-
sured value was calculated by normalizing the width/length to that of the multi-
metal interconnect test structure. Three types of metal-insulator-metal (MIM) test
structures were fabricated via thermal evaporation and an iCVD chamber with
shadow-mask patterning. To verify the lateral conduction test sample, top Au lines
were deposited on 3 patterned dielectric structures with a 1 mm width, 1 mm pitch,
and thickness varying in the range from 50 to 800 nm. Both test structures for the
dielectric pattern margin over the bottom electrode and the distance from the metal
interconnection used a patterned dielectric layer with a thickness of approxi-
mately 50 nm.
Fabrication of 3D-stacked OTFTs and two 3D-stacked CMOS inverter. The
25 × 25 mm2 glass substrates were used and cleaned by ultrasonication with
detergent dissolved in deionized (DI) water, acetone and isopropanol (IPA) for
20 min. The substrates were blown dry with N2 gas. A 50-nm-thick Al gate elec-
trode layer was deposited and followed by deposition of a patterned iCVD gate
dielectric layer with a thickness of ~ 50 nm. A 30-nm-thick layer of DNTT was
used as a p-type semiconductor, and a 30-nm-thick layer of PTCDI-C13 was
used as an n-type semiconductor. Then, a 50-nm-thick Au source/drain
electrode was deposited through a shadow mask with channel dimensions of
1000 μm (W) × 200 μm (L). In the case of the n-type TFTs, the PTCDI-C13 films
were thermally annealed at 200 °C for 1 h prior to the contact electrode deposition.
For 3D-stacked TFT devices, two n-type TFTs and three p-type TFTs were stacked
sequentially, and each TFT was isolated by patterned PV3D3 isolating layers
(thickness= 1 µm). All fabrication processes were conducted in a N2-purged box.
Electrical characterization of devices. The electrical characteristics of all MIM
and 3D-stacked devices and circuits were measured using a probe station and
Keithley 4200-SCS instrument. All measurements were performed under ambient
atmosphere.
Data availability
The data that support the findings of this study are available from the corresponding
authors upon reasonable request.
Received: 28 September 2018 Accepted: 13 May 2019
References
1. Gualandi, I. et al. Textile organic electrochemical transistors as a platform for
wearable biosensors. Sci. Rep. 6, 33637 (2016).
2. Li, J. et al. Flexible organic tribotronic transistor memory for a visible and
wearable touch monitoring system. Adv. Mater. 28, 106–110 (2016).
3. Someya, T. et al. A large-area, flexible pressure sensor matrix with organic
field-effect transistors for artificial skin applications. Proc. Natl Acad. Sci. USA
101, 9966–9970 (2004).
4. Kawaguchi, H. et al. Cut-and-paste customization of organic FET integrated
circuit and its application to electronic artificial skin. IEEE J. Solid-State
Circuits 40, 177–185 (2005).
5. Zhang, L. et al. Large-area, flexible imaging arrays constructed by light-charge
organic memories. Sci. Rep. 3, 1080 (2013).
6. Wang, Z. et al. An ultrasensitive organic semiconductor NO2 sensor based on
crystalline TIPS-pentacene films. Adv. Mater. 29, 1703192 (2017).
7. Zhang, C., Chen, P. & Hu, W. Organic field-effect transistor-based gas sensors.
Chem. Soc. Rev. 44, 2087–2107 (2015).
8. Bae, J.-H. et al. Thermal annealing effect on the crack development and the
stability of 6,13-bis(triisopropylsilylethynyl)-pentacene field-effect transistors
with a solution-processed polymer insulator. Org. Electron. 11, 784–788 (2010).
9. Yoo, H. et al. Balancing hole and electron conduction in ambipolar split-gate
thin-film Transistors. Sci. Rep. 7, 5015 (2017).
10. Kim, A. et al. Solvent‐free directed patterning of a highly ordered liquid
crystalline organic semiconductor via template‐assisted self‐assembly for
organic transistors. Adv. Mater. 25, 6219–6225 (2013).
11. Lee, E. K. et al. Toward environmentally robust organic electronics:
approaches and applications. Adv. Mater. 29, 1703638 (2017).
12. Kim, J. B. et al. Vertically stacked hybrid organic – inorganic complementary
inverters with low operating voltage on flexible substrates. Org. Electron. 12,
45–50 (2011).
13. Kim, J. B. et al. Vertically stacked complementary inverters with solution-
processed organic semiconductors. Org. Electron. Phys., Mater. Appl. 12,
1132–1136 (2011).
14. Zhao, Y. et al. Three-dimensional flexible complementary
metal–oxide–semiconductor logic circuits based on two-layer stacks of single-
walled carbon nanotube networks. ACS Nano 10, 2193–2202 (2016).
15. Kwon, J. et al. Three-dimensional, inkjet-printed organic transistors and
integrated circuits with 100% yield, high uniformity, and long-term stability.
ACS Nano 10, 10324–10330 (2016).
16. Kwon, J. et al. Solution-processed vertically stacked complementary organic
circuits with inkjet-printed routing. Adv. Sci. 3, 1500439 (2016).
17. Nomura, K. et al. Three-dimensionally stacked flexible integrated circuit:
amorphous oxide/polymer hybrid complementary inverter using n-type a-
In–Ga–Zn–O and p-type poly-(9, 9-dioctylfluorene-co-bithiophene) thin-film
transistors. Appl. Phys. Lett. 96, 263509 (2010).
18. Mativenga, M. et al. Highly stable amorphous indium–gallium–zinc-oxide
thin-film transistor using an etch-stopper and a via-hole structure. J. Inf. Disp.
12, 47–50 (2011).
19. Khan, F. A. et al. Etching of silicon carbide for device fabrication and through
via-hole formation. J. Electron. Mater. 30, 212–219 (2001).
20. Abe, H. et al. Developments of plasma etching technology for fabricating
semiconductor devices. Jpn. J. Appl. Phys. 47, 1435–1455 (2008).
21. Kawase, T. et al. Inkjet printed via-hole interconnections and resistors for all-
polymer transistor circuits. Adv. Mater. 13, 1601–1605 (2001).
22. Khim, D. et al. Inkjet-printing-based soft-etching technique for high-speed
polymer ambipolar integrated circuits. ACS Appl. Mater. Interfaces 5,
12579–12586 (2013).
23. Dixit, P. & Henttinen, K. in Handbook of Silicon Based MEMS Materials and
Technologies 2nd edn, 694–712 (Elsevier, 2015).
24. Philipp, H. R. et al. Optical absorption of some polymers in the region
240–170 nm. Appl. Phys. Lett. 48, 192–194 (1986).
25. Yan, H. et al. Solution processed top-gate n-channel transistors and
complementary circuits on plastics operating in ambient conditions. Adv.
Mater. 20, 3393–3398 (2008).
26. Yoon, M.-H. et al. Low-voltage organic field-effect transistors and inverters
enabled by ultrathin cross-linked polymers as gate dielectrics. J. Am. Chem.
Soc. 127, 10388–10395 (2005).
27. Tenhaeff, W. E. et al. Initiated and oxidative chemical vapor deposition of
polymeric thin films: iCVD and oCVD. Adv. Funct. Mater. 18, 979–992
(2008).
28. Seong, H. et al. A low-voltage organic complementary inverter with high
operation stability and flexibility using an ultrathin iCVD polymer dielectric
and a hybrid encapsulation layer. Adv. Electron. Mater. 18, 979–992 (2008).
29. Kim, J.-W. et al. Low-voltage organic devices based on pristine and self-
assembled monolayer-treated HfTiOx gate dielectrics. J. Mater. Chem. C. 4,
7999–8005 (2016).
30. Yamamoto, T. & Takimiya, K. FET characteristics of
dinaphthothienothiophene (DNTT) on Si/SiO2 substrates with various
surface-modifications. J. Photopolym. Sci. Technol. 20, 57–59 (2007).
31. Zschieschang, U. et al. Dinaphtho[2,3-b:2′,3′-f]thieno[3,2-b]thiophene
(DNTT) thin-film transistors with improved performance and stability. Org.
Electron. 12, 1370–1375 (2011).
32. Moon, H. et al. Synthesis of ultrathin polymer insulating layers by initiated
chemical vapour deposition for low-power soft electronics. Nat. Mater. 14,
628–635 (2015).
33. Seong, H. et al. A surface tailoring method of ultrathin polymer gate dielectrics
for organic transistors: improved device performance and the thermal stability
thereof. Adv. Funct. Mater. 25, 4462–4469 (2015).
34. You, J. B. et al. Simple and reliable method to incorporate the Janus property
onto arbitrary porous substrates. ACS Appl. Mater. Interfaces 6, 4005–4010
(2014).
35. Zhang, G. et al. Synthesis and optimization solid-state order using side-chain
position of thieno-isoindigo derivative-based D–A polymers for high-
performance ambipolar organic thin films transistors. Dye. Pigment. 137,
221–228 (2017).
36. Kim, M. J. et al. A new rigid planar low band gap PTTDPP-DT-DTT polymer
for organic transistors and performance improvement through the use of a
binary solvent system. Dye. Pigment. 126, 138–146 (2016).
37. Bittle, E. G. et al. Mobility overestimation due to gated contacts in organic
field-effect transistors. Nat. Commun. 7, 10908 (2016).
38. Choi, H. H. et al. Critical assessment of charge mobility extraction in FETs.
Nat. Mater. 17, 2–7 (2017).
39. Mcculloch, B. I. et al. Avoid the kinks when measuring mobility. Science 352,
1521–1522 (2016).
40. Roh, J. et al. Air stability of PTCDI‐C13‐based n‐OFETs on polymer
interfacial layers. Phys. Satatus Solidi RRL 7, 469–472 (2013).
41. Di Pietro, R. et al. Spectroscopic investigation of oxygen-and water-induced
electron trapping and charge transport instabilities in n-type polymer
semiconductors. J. Am. Chem. Soc. 134, 14877–14889 (2012).
42. Park, C. W. et al. Stretchable active matrix of oxide thin-film transistors with
monolithic liquid metal interconnects. Appl. Phys. Express 11, 126501 (2018).
ARTICLE NATURE COMMUNICATIONS | https://doi.org/10.1038/s41467-019-10412-9
8 NATURE COMMUNICATIONS |         (2019) 10:2424 | https://doi.org/10.1038/s41467-019-10412-9 | www.nature.com/naturecommunications
43. Oh, J. G. et al. A high‐performance top‐gated graphene field‐effect transistor
with excellent flexibility enabled by an iCVD copolymer gate dielectric. Small
14, 1703035 (2018).
44. Heremans, P. et al. Flexible metal-oxide thin film transistor circuits for RFID
and health patches. 2016 IEEE International Electron Devices Meeting (IEDM)
6.1.3-6.1.4 (IEEE, 2016).
45. Sangwan, V. et al. Self-aligned van der Waals heterojunction diodes and
transistors. Nano Lett. 18, 1421–1427 (2018).
46. Kim, S. et al. High-mobility and low-power thin-film transistors based on
multilayer MoS2 crystals. Nat. Commun. 3, 1011 (2012).
47. Lee, E. et al. Chemically robust ambipolar organic transistor array directly
patterned by photolithography. Adv. Mater. 29, 1605282 (2017).
Acknowledgements
This work was supported by the MSIP (Ministry of Science, ICT and Future Planning),
Korea, under the “ICT Consilience Creative Program” (IITP-2018-2011-1-00783)
supervised by the IITP (Institute for Information & communications Technology Pro-
motion), the National Research Foundation of Korea (NRF) grant funded by the Korean
government (MSIP) (No. NRF-2017R1A2B4006749), the National Research Foundation
of Korea (NRF) grant funded by the Korean government (MEST) (NRF-
2017R1A2B3007806), and the Samsung Research Funding Center of Samsung Electro-
nics under Project Number SRFCMA1402-04.
Author contributions
H.Y., H.P., H.S., S.G.I., and J.-J.K. conceived the idea and designed the experiments. H.Y.
and H.P designed, fabricated, and measured all the devices and circuits. S.Y. helped with
the circuit design and characterization of the patterned PV3D3 structures. H.Y. and O.S.
performed scanning electron microscopy (SEM) and optical microscopy (OM) mea-
surements of the fabricated devices. H.Y., H.P., S.G.I., and J.-J.K. wrote the manuscript.
All authors reviewed the manuscript and discussed the results.
Additional information
Supplementary Information accompanies this paper at https://doi.org/10.1038/s41467-
019-10412-9.
Competing interests: The authors declare no competing interests.
Reprints and permission information is available online at http://npg.nature.com/
reprintsandpermissions/
Journal peer review information: Nature Communications thanks the anonymous
reviewers for their contribution to the peer review of this work. Peer reviewer reports are
available.
Publisher’s note: Springer Nature remains neutral with regard to jurisdictional claims in
published maps and institutional affiliations.
Open Access This article is licensed under a Creative Commons
Attribution 4.0 International License, which permits use, sharing,
adaptation, distribution and reproduction in any medium or format, as long as you give
appropriate credit to the original author(s) and the source, provide a link to the Creative
Commons license, and indicate if changes were made. The images or other third party
material in this article are included in the article’s Creative Commons license, unless
indicated otherwise in a credit line to the material. If material is not included in the
article’s Creative Commons license and your intended use is not permitted by statutory
regulation or exceeds the permitted use, you will need to obtain permission directly from
the copyright holder. To view a copy of this license, visit http://creativecommons.org/
licenses/by/4.0/.
© The Author(s) 2019
NATURE COMMUNICATIONS | https://doi.org/10.1038/s41467-019-10412-9 ARTICLE
NATURE COMMUNICATIONS |         (2019) 10:2424 | https://doi.org/10.1038/s41467-019-10412-9 | www.nature.com/naturecommunications 9
